In a software-defined radio (SDR) receiver it is desirable to minimize RF bandfiltering for flexibility, size and cost reasons, but this leads to increased outof-band interference (OBI). Besides harmonic and intermodulation distortion (HD/IMD), OBI can also lead to blocking and harmonic mixing. A wideband LNA [1, 2] amplifies signal and interference with equal gain. Even a low gain of 6dB can clip 0dBm OBI to a 1.2V supply, blocking the receiver. Hard-switching mixers not only translate the wanted signal to baseband but also the interference around LO harmonics. Harmonic rejection (HR) mixers have been used [3, 1, 4] , but are sensitive to phase and gain mismatch. Indeed the HR in [4] shows a large spread, whereas other work only shows results from one chip [3, 1] . This paper describes techniques to relax blocking and HD/IMD, and make HR robust to mismatch.
The zero-IF architecture described targets the 0.4-to-6GHz band, where most mobile applications reside. The baseband can be shared if the low-pass filter (LPF) is made flexible. As shown in Fig. 12 .8.1 (bottom), only two external filters for 0.4 to 2.5GHz and 2.5 to 6GHz are used. The 0.9 to 6GHz signals are downconverted by the lower quadrature mixer using a 4-phase LO, while the 0.4-to-0.9GHz signal needs an HR-mixer with 8-phase LO to reject 2 nd -to-6 th harmonics (0.4GHz·7 and 0.9GHz·3 out of filter band). With only one 0.4-to6GHz band filter, an 8-phase LO up to 2GHz would be needed, leading to high power consumption and low phase accuracy. This work focuses on a 0.4-to-0.9GHz receiver to demonstrate techniques to counter OBI.
Figure 12.8.1 (top) shows the implemented receiver, consisting of low-noise transconductance amplifiers (LNTA) with input matching added, mixers driven by a divide-by-8 and two cascaded IF-amplifier stages with LPF. Three LNTAs have a gain ratio of 2:3:2 to approximate 1:√2:1 for HR. The LNTA delivers current to the switching mixers. The voltage amplification only occurs after mixing to IF simultaneously with a first-order RC LPF to suppress OBI. However, such a filter cannot remove OBI already folded over the wanted signal due to harmonic mixing. Since harmonics can be as strong as blockers, HR is wanted before the first voltage amplification. The mixers driven by 8-phase clocks provide 2 nd -to-6 th -order HR.
To reject 3 rd and 5 th harmonics we can employ gain factors 1:√2:1 and 45°p hase shift [3] . Traditionally zero-IF HR mixers deliver quadrature outputs. Instead, we use a 2-stage polyphase HR idea exploiting 8-phase mixer outputs (Fig. 12.8.1 ). The 2 nd -stage HR employs a gain-ratio of 5:7:5 (via resistor ratios 7:5:7), and the 45° phase shift comes from the 8-phase baseband signal. The 2-stage HR provides two benefits: a) it uses integer ratios which can be realized accurately on chip to approximate √2 closely; b) it reduces the total gain error, e.g. due to mismatch or parasitics, to a product of gain errors (1% becomes 0.01%). With such a large reduction of gain errors, phase errors are likely to dominate. We use a power-efficient divider with minimum phase-error accumulation. The divide-by-8 is a loop with eight dynamic transmission gate (TG) flip-flops (FF), one of which is shown in Fig. 12.8.3 (top) . The same master clock (CLK), with 8-times the LO-frequency, clocks all FFs. Only one inverter (INV2) is used as a buffer to minimize the path from CLK to mixer, to minimize phase mismatch. A preset data pattern is required to deliver the wanted 1/8 duty cycle. The simulated 3σ phase error is only 0.34° at 0.8GHz LO including contributions from mixer switches. 3 (bottom) shows the LNTA. M1 provides input matching while the input is also connected to the AC-coupled inverter (M2, M3). The source of M1 is biased to GND via an external inductor. Since the LNTA outputs see a low TIA input impedance, the output swing is small and the output distortion is low. The distortion caused by in-band interference is suppressed by the negative feedback (Fig. 12.8.1 ). The loop gain degrades at high frequency, but the LPF suppresses OBI, improving out-of-band linearity. Out-of-band HD/IMD is then dominated by the V-to-I function of the LNTA. The TIA is based on a two-stage OTA with a Class-AB output for high swing [5] . A receiver with LNTA and TIA combination has been presented in [6] , however using a narrowband LNTA and no HR. To the authors' knowledge this work proposes the first wideband receiver exploiting the baseband LPF to suppress OBI. In [7] , a feedforward path, using mixers and first-order high-pass filter, cancels OBI at the LNA output, but significantly degrades noise.
The chip occupies a total area of 1mm 2 (excluding pads) in 65nm CMOS (Fig.  12.8.7 ). Capacitors take a large portion of area in the TIA, and also the OTA input pair is big to achieve a low 1/f noise corner (measured at 30kHz). To prove the receiver is robust to OBI, all measurements are performed on PCB without external filter. Figure 12 .8.4 (top) shows the measured gain, NF and in-band IIP2/IIP3. The NF degrades at 0.4GHz due to 1/f noise of the LNTA since minimum-length transistors are used for wideband low S 11 to show valid HR at high frequency (measured S 11 <-10dB up to 5.5GHz). The frequency range (<1GHz) is limited by clock speed, but the signal path has >5GHz BW (simulation). Figure 12 .8.4 (bottom) shows signal gain versus blocker power. The measurement was carried out to imitate DVB-H signals (470MHz and 862MHz) with a GSM blocker at 935MHz. The signal gain is reduced by 1dB at a blocker power of -5dBm (470MHz) and -12dBm (862MHz) respectively, well above the measured 1dB compression point of -22dBm, showing that the blocker filtering is effective. Smaller LPF BW or higher filter order can provide more filtering. rd HRR is 60dB and 5 th HRR is 64dB. All even-order HRR are >60dB. Without extra RF filtering, the 3 rd and 5 th HRR in the literature are around 40dB [1, 4] . This work achieves a minimum of 60dB without any trimming or calibration. 
